Detangling extrinsic and intrinsic hysteresis for detecting dynamic switch of electric dipoles using graphene field-effect transistors on ferroelectric gates.

نویسندگان

  • Chunrui Ma
  • Youpin Gong
  • Rongtao Lu
  • Emery Brown
  • Beihai Ma
  • Jun Li
  • Judy Wu
چکیده

A transition in source-drain current vs. back gate voltage (ID-VBG) characteristics from extrinsic polar molecule dominant hysteresis to anti-hysteresis induced by an oxygen deficient surface layer that is intrinsic to the ferroelectric thin films has been observed on graphene field-effect transistors on Pb0.92La0.08Zr0.52Ti0.48O3 gates (GFET/PLZT-Gate) during a vacuum annealing process developed to systematically remove the polar molecules adsorbed on the GFET channel surface. This allows the extrinsic and intrinsic hysteresis on GFET/PLZT-gate devices to detangle and the detection of the dynamic switch of electric dipoles using GFETs, taking advantage of their high gating efficiency on ferroelectric gate. A model of the charge trapping and pinning mechanism is proposed to successfully explain the transition. In response to pulsed VBG trains of positive, negative, as well as alternating polarities, respectively, the source-drain current ID variation is instantaneous with the response amplitude following the ID-VBG loops measured by DC VBG with consideration of the remnant polarization after a given VBG pulse when the gate electric field exceeds the coercive field of the PLZT. A detection sensitivity of around 212 dipole per μm(2) has been demonstrated at room temperature, suggesting the GFET/ferroelectric-gate devices provide a promising high-sensitivity scheme for uncooled detection of electrical dipole dynamic switch.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hysteresis of electronic transport in graphene transistors.

Graphene field effect transistors commonly comprise graphene flakes lying on SiO(2) surfaces. The gate-voltage dependent conductance shows hysteresis depending on the gate sweeping rate/range. It is shown here that the transistors exhibit two different kinds of hysteresis in their electrical characteristics. Charge transfer causes a positive shift in the gate voltage of the minimum conductance,...

متن کامل

Extrinsic and intrinsic charge trapping at the graphene/ferroelectric interface.

The interface between graphene and the ferroelectric superlattice PbTiO3/SrTiO3 (PTO/STO) is studied. Tuning the transition temperature through the PTO/STO volume fraction minimizes the adorbates at the graphene/ferroelectric interface, allowing robust ferroelectric hysteresis to be demonstrated. "Intrinsic" charge traps from the ferroelectric surface defects can adversely affect the graphene c...

متن کامل

Ferroelectric polarization induces electric double layer bistability in electrolyte-gated field-effect transistors.

The dense surface charges expressed by a ferroelectric polymeric thin film induce ion displacement within a polyelectrolyte layer and vice versa. This is because the density of dipoles along the surface of the ferroelectric thin film and its polarization switching time matches that of the (Helmholtz) electric double layers formed at the ferroelectric/polyelectrolyte and polyelectrolyte/semicond...

متن کامل

Graphene field-effect transistors with ferroelectric gating.

Recent experiments on ferroelectric gating have introduced a novel functionality, i.e., nonvolatility, in graphene field-effect transistors. A comprehensive understanding in the nonlinear, hysteretic ferroelectric gating and an effective way to control it are still absent. In this Letter, we quantitatively characterize the hysteretic ferroelectric gating using the reference of an independent ba...

متن کامل

A Novel Design of Quaternary Inverter ‎Gate Based on GNRFET

   This paper presents a novel design of quaternary logic gates using graphene nanoribbon field effect transistors (GNRFETs). GNRFETs are the alternative devices for digital circuit design due to their superior carrier-transport properties and potential for large-scale processing. In addition, Multiple-valued logic (MVL) is a promising alternative to the conventional binary logic design. Sa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Nanoscale

دوره 7 44  شماره 

صفحات  -

تاریخ انتشار 2015